Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications

MING-DOU KER, TUNG-YANG CHEN AND CHUNG-YU WU
Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao-Tung University, 1001 Ta-Hsueh Road, Hsinchu, Taiwan 300, R.O.C.
Tel.: (886) 3-5712121 ext. 54173, Fax: (886) 3-5715412
E-mail: mdker@ieee.org
Received December 11, 1999; Revised August 31, 2000

Abstract. An ESD protection design is proposed to solve the ESD protection challenge to the analog pins for high-frequency or current-mode applications. By including an efficient power-rails clamp circuit into the analog I/O pin, the device dimension (W/L) of ESD clamp device connected to the I/O pad in the analog ESD protection circuit can be reduced to only 50/0.5 (µm/µm) in a 0.35-µm silicided CMOS process, but it can sustain the human-body-model (machine-model) ESD level of up to 6 kV (400 V). With such a smaller device dimension, the input capacitance of this analog ESD protection circuit can be significantly reduced to only ∼1.0 pF (including the bond pad capacitance) for high-frequency applications. A design model to find the optimized layout dimensions and spacings on the input ESD clamp devices has been also developed to keep the total input capacitance almost constant (within 1% variation), even if the analog input signal has a dynamic range of 1 V.

Key Words: electrostatic discharge (ESD), ESD protection circuit, input capacitance, analog pin

1. Introduction

Electrostatic discharge (ESD) has been the main reliability concern on semiconductor products, especially in the scaled-down CMOS technologies [1,2]. Due to the low breakdown voltage of the thinner gate oxide in deep-submicron CMOS technologies, an efficient ESD protection circuit should be designed and placed on every input pad to clamp the overstress voltage across the gate oxide of the internal circuits. A conventional ESD protection design with the two-stage structure for digital input pin, the device dimension (W/L) of ESD clamp device connected to the I/O pad in the analog ESD protection circuit can be reduced to only 50/0.5 (µm/µm) in a 0.35-µm silicided CMOS process, but it can sustain the human-body-model (machine-model) ESD level of up to 6 kV (400 V). With such a smaller device dimension, the input capacitance of this analog ESD protection circuit can be significantly reduced to only ∼1.0 pF (including the bond pad capacitance) for high-frequency applications. A design model to find the optimized layout dimensions and spacings on the input ESD clamp devices has been also developed to keep the total input capacitance almost constant (within 1% variation), even if the analog input signal has a dynamic range of 1 V.

device in the primary stage and the It2 (secondary breakdown current) of the short-channel NMOS in the secondary stage. The primary ESD clamp device must be triggered on to bypass ESD current before the gate-grounded NMOS (ggNMOS) in the secondary stage was damaged by the overstress ESD current. If the primary ESD clamp device has a high turn-on voltage, the resistance should be large enough with an order of kΩ [3]. Such two-stage ESD protection design can provide high ESD level for the digital input pins. But the large series resistance and the large junction capacitance in the ESD clamp devices cause a long RC delay to the input signal, it is not suitable for analog applications.

For current-mode input signal or high-frequency applications, the series resistance between the input pad and internal circuits is forbidden. Therefore, the two-stage ESD protection design in Fig. 1 is no longer suitable for analog input pins. To protect the analog input pin, the typical ESD protection circuit with a single-stage ESD protection design is shown in Fig. 2, where a ggNMOS is used as the ESD clamp device. Due to the lack of a series resistance to limit ESD current toward the ggNMOS, as
well as the ESD robustness of the NMOS device is seriously degraded by the advanced deep-submicron CMOS technologies [5–6], such a ggNMOS is often designed with a larger device dimension and a wider drain-contact-to-poly-gate layout spacing to sustain an acceptable ESD level [6,7]. The additional silicide-blocking mask had been included into the deep-submicron CMOS process to increase ESD robustness of the ESD clamp device. The schematic cross-sectional view of a ggNMOS with the silicide-blocking drain region is illustrated in Fig. 3. But the ggNMOS with a larger device dimension and a wider drain region contributes a larger parasitic drain capacitance to the input pad. Such a parasitic junction capacitance is nonlinear and dependent on the input voltage level.

For some high-resolution circuit operations, the input capacitance of an analog input pin is required to be kept as a constant as possible within the input voltage range. A major distortion source in high-speed analog circuits, especially in the single-ended input
implementations, is the voltage-dependent nonlinear input capacitance associated with the ESD clamp devices at the analog input pad. The typical degradation on the circuit performance due to the nonlinear input capacitance of the input ESD clamp devices had been reported in [8], where the input capacitance varying from 4 pF to 2 pF due to the input voltage swing from 0 V to 2 V caused an increase on the harmonic distortion in an analog-to-digital converter (ADC) and therefore degraded the precision of the ADC from 14-bit to become only 10-bit. Thus, it has been an emergent challenge to design an effective ESD protection circuit for high-precision analog applications in the scaled-down CMOS technologies.

In this paper, a novel ESD protection design with the advantages of small input capacitance, no series resistance, and high ESD level, has been practically implemented in a 0.35-µm CMOS technology to protect the analog pins for high-precision analog applications [9].

2. ESD Test on Analog Input/Output Pins

To investigate the ESD robustness of input/output pins in IC’s, the pin combinations for ESD zapping had been specified in the test standards [10,11]. For an input pin, there are four pin combinations (ESD-stress modes), as shown in Fig. 4, where the ESD voltage is applied to an input (or output) pin with the VDD or VSS pins relatively grounded. Except for such ESD-zapping pin combinations, an additional pin-to-pin ESD stress had been especially specified in the standards for the analog circuits with operational amplifiers or differential input stages to verify the ESD level of the analog pins. The analog pin-to-pin ESD stress for the differential input pins of an operational amplifier is illustrated in Fig. 5, where the positive or negative ESD voltage is applied to the inverting input pin with the corresponding non-inverting input pin relatively grounded. During such an analog pin-to-pin ESD stress, all the other pins including both the VDD and VSS pins are floating.

The ESD current during such an analog pin-to-pin ESD stress is illustrated in Fig. 6 with the differential input stage of an operational amplifier. Because of the lack of series resistor between the analog input pad and the internal circuits, the overstress ESD current easily reaches to the thinner gate oxide of the differential input stage with a common-source circuit structure. If the VSSA power connection between the inverting input pin and the non-inverting input pin has a long metal line in the IC layout, the gate oxide of the differential input stage is easily ruptured by the ESD voltage to cause a discharging current path as the dashed line shown in Fig. 6. The ESD clamp device (such as the large-dimension ggNMOS in Fig. 2) between the inverting input pad and the VSSA power line can not provide effective ESD protection against this additional analog pin-to-pin ESD stress. Therefore, some modified ESD protection designs should be included into the analog ESD protection circuit to overcome this analog pin-to-pin ESD-stress issue.
3. ESD Protection Design for Analog Pins

3.1. Circuit Configuration and Operation

The proposed ESD protection circuit for analog pins is shown in Fig. 7, whereas its practical layout in a 0.35-\(\mu\)m silicided CMOS cell library is drawn in Fig. 8. In Fig. 7, the Dp1 (Dn1) is the parasitic junction diode in the drain region of Mp1 (Mn1) device. In order to reduce the input capacitance of the analog pin, the Mn1 and Mp1 are both designed with a much smaller device dimension (W/L) of only 50/0.5 (\(\mu\)m/\(\mu\)m). The HBM ESD level of a stand-alone NMOS with a device dimension of 50/0.5 (\(\mu\)m/\(\mu\)m) is less than 500 V in the 0.35-\(\mu\)m silicided CMOS process, while the NMOS is zapped in the PS-mode ESD stress. But, such
Fig. 6. The ESD current path during the analog pin-to-pin ESD stress.

Fig. 7. The proposed ESD protection circuit for analog pins.

Fig. 8. Layout example of the proposed ESD protection circuit for analog pins in a 0.35-μm silicided CMOS process.

A small NMOS can sustain an HBM ESD level of 8000 V in the same 0.35-μm silicided CMOS process, while the NMOS is zapped in the NS-mode ESD stress. In the PS-mode (NS-mode) ESD stress, the NMOS is operated in its drain-breakdown condition (drain diode forward-bias condition) to bypass ESD current. The power dissipation located on the ESD clamp device is equal to the product of ESD current and the operating voltage of the device during the ESD events. Therefore, an NMOS has quite different ESD levels between the PS-mode and NS-mode ESD stresses. Similarly, a stand-alone PMOS with a small device dimension also has a high ESD level in the PD-mode ESD stress but has a much low ESD level in the ND-mode ESD stress.

To avoid the small-dimension Mn1 and Mp1 into the drain-breakdown condition in the PS-mode and ND-mode ESD stresses to cause a much low ESD level, an
efficient ESD clamp circuit between the power rails is co-constructed into the analog ESD protection circuit to increase the overall ESD level. In Fig. 7, the RC-based ESD detection circuit [12–13] is used to trigger on the Mn3 device, when the pad is zapped in the PS-mode or ND-mode ESD stresses. The ESD current paths in this analog ESD protection circuit are illustrated by the dashed lines in Fig. 9(a) and 9(b), respectively, when the analog pin is zapped in the PS-mode and ND-mode ESD stresses. Because the Mn1 in the PS-mode (Mp1 in the ND-mode) ESD stress is not operated in the drain-breakdown condition, the ESD current is bypassed through the forward-biased drain diode Dp1 in Mp1 (Dn1 in Mn1) and the turned-on Mn3. The
Mn3 is especially designed with a larger device dimension (W/L = 1800 μm/0.5 μm in Fig. 8) to sustain a high ESD level. Although the large-dimension Mn3 has a large junction capacitance, this capacitance does not contribute to the analog pad. Therefore, the analog pin can sustain a much higher ESD level in the four-mode ESD stresses but only with a very small input capacitance.

When the input pins are zapped in the analog pin-to-pin ESD stress (Fig. 6), the ESD current path along this proposed analog ESD protection circuit is illustrated in Fig. 10. During the pin-to-pin ESD stress, both of the VDDA and VSSA power lines in the IC are floating. The ESD current is first conducted from the zapped pad to the VDDA power line through the junction diode Dp1 in the Mp1 of input ESD protection circuit. Therefore, the VDDA line is charged by the ESD energy. The VSSA line initially has a voltage level near to ground because the VSSA line is connected to a grounded pad through the diode Dn4 in Mn4 of another input ESD protection circuit. The pin-to-pin ESD-stress voltage across the two pins of differential input stage therefore becomes across the VDDA and VSSA power lines. The Mn3 connected between the VDDA and VSSA power lines is turned on by the RC-based ESD-detection circuit to bypass the ESD current from VDDA to VSSA. Finally, the ESD current flows out the chip from the VSSA power line to the grounded pad through the forward-biased diode Dn4 in Mn4. With suitable design on the ESD-detection circuit to quickly turn on the Mn3 [13], the pin-to-pin ESD stress can be quickly discharged away from the gate oxide of the differential input stage. The pin-to-pin ESD current discharging path shown in Fig. 10 is therefore quite different to that shown in Fig. 6. By using this design, the gate oxide of analog differential input stage can be fully protected without adding any series resistance between the input pad and analog internal circuits. Therefore, the analog input signal can have the widest bandwidth from the pad to the internal circuits, which are protected by the proposed analog ESD protection circuit.

3.2. Input Capacitance

The input capacitance of this proposed analog ESD protection circuit can be calculated as:

\[ C_{in} = C_{PAD} + C_n + C_p \]  

where the \( C_{PAD} \) is the parasitic capacitance of the bond pad. The \( C_p (C_n) \) is the drain junction capacitance and the drain-to-gate overlapped capacitance in the Mp1 (Mn1). The drain junction capacitance of a single NMOS or PMOS is strongly bias-dependent. The input capacitance of the previous ESD protection design with a single NMOS in Fig. 2 varies extensively when the input signal has different voltage level. But, the input capacitance of the proposed analog ESD protection circuit (Fig. 7) with a complementary PMOS and NMOS structure can be kept almost constant even if the input signal has a voltage swing from 0 V to VDD (3 V). The total input junction capacitance of the analog ESD protection circuit with different device dimensions are accurately calculated in the frequency domain by using
the pin-capacitance-measurement simulation [14] in the Star-Hspice CAD tool.

The simulated results are shown in Fig. 11, where the channel widths of Mn1 and Mp1 vary from 50 \( \mu \text{m} \) to 400 \( \mu \text{m} \) with a fixed channel length of 0.5 \( \mu \text{m} \) under different voltage levels on the input pad. The drain-contact-to-poly-gate spacing in both Mn1 and Mp1 is drawn as 3.4 \( \mu \text{m} \), whereas the source side spacing is drawn as 1.55 \( \mu \text{m} \). With both device dimensions of 50/0.5 in Mn1 and Mp1, the input capacitance of the proposed analog ESD protection circuit is only varying from 0.37 pF to 0.4 pF when the input voltage swing is from 0 V to 3 V. But, the input capacitance of the traditional ESD protection circuit in Fig. 2 with a ggNMOS of W/L = 400/0.5 (\( \mu \text{m}/\mu \text{m} \)) varies from 1.83 pF to 1.12 pF, when the input voltage swing is from 0 V to 3 V for an IC with 3-V VDD power supply.

The layout size of the metal bond pad for wire bonding in the 0.35-\( \mu \text{m} \) CMOS process is specified as 96 \( \times \) 96 \( \mu \text{m}^2 \), which contributes a parasitic \( C_{\text{PAD}} \) of 0.67 pF. So, the total input capacitance of this analog ESD protection circuit including the bond pad is only about 1.04–1.07 pF, even if the input signal has a voltage swing from 0 V to 3 V. With such a small and almost constant input capacitance, this proposed analog ESD protection circuit is more suitable for high-precision and high-frequency applications in both analog input and output pins.

4. Layout Design to Keep a Constant Input Capacitance

In this Section, the input capacitance of the proposed analog ESD protection circuit is calculated with device parameters and layout dimensions. A design model to optimize the layout dimensions and spacing of ESD clamp devices has been developed to keep the input capacitance almost constant [15]. The variation on the input capacitance of the proposed analog input ESD clamp devices can be designed below 1%.


The main nonlinear source on the input capacitance is the bias-dependent junction capacitance at the drain regions of the Mn1 and Mp1 of the input ESD protection circuit in Fig. 7. When the input signal on the input pad has an increasing voltage waveform, the drain junction capacitance of Mn1 decreases but the drain junction capacitance of Mp1 increases. On the contrary, the drain junction capacitance of Mn1 increases but the drain junction capacitance of Mp1 decreases, when the input signal on the input pad has a decreasing voltage waveform. From the complementary structure of the proposed analog ESD protection circuit, the input capacitance can be kept almost constant if suitable layout
dimensions and spacings are selected to draw the Mn1 and Mp1 devices.

The device structure of the ESD clamp devices are generally drawn in the finger-type structure to save total layout area of the I/O cells, as that shown in Fig. 8. The three-dimension structure of an finger-type NMOS (or PMOS) device is drawn in Fig. 12(a), whereas the top view of device layout with the specified layout spacings is drawn in Fig. 12(b). The finger length of a single poly finger is defined as \( G \), which is also as the channel width of the finger-type MOS device. The spacing from the center of drain contact to the edge of the lightly-doped drain (LDD) region is marked as \( X \), which will be used in the following equations to calculate the junction capacitance for the drain bottom plane. The clearance between the poly gate and the drain contact is marked as \( X_{D} \), and the width of drain contact is marked as \( X_{C} \). Therefore, the spacing \( X \) defined in Fig. 12 can be written as

\[
X = X_{D} + \frac{1}{2} X_{C} - LDIF
\]  

(2)

where the \( LDIF \) is the length of lightly-doped drain diffusion adjacent to the gate. This \( LDIF \) is an extracted
device parameter which is given in HSPICE parameters of a CMOS process.

The drain region of MOS device with a single poly finger has three different junction capacitance (\(C_{DJ}\), \(C_{DJSW}\), and \(C_{DJSWG}\)) and one drain-to-gate overlapped capacitance (\(C_{GD}\)), which are also shown in Fig. 12. The equation of each capacitance is summarized in the following [16]:

\[
C_{GD} = CGDO \cdot G \\
C_{DJ} = G \cdot X \cdot C'_{DJ} \\
C_{DJSW} = X \cdot C'_{DJSW} \\
C_{DJSWG} = G \cdot C'_{DJSWG}
\]

where

\[
C'_{DJ} = CJ \left(1 + \frac{V_R}{PB}\right)^{-MJ} \text{F/m}^2
\]

\[
C'_{DJSW} = CJSW \left(1 + \frac{V_{SW}}{PBSW}\right)^{-MJSW} \text{F/m}
\]

\[
C'_{DJSWG} = CJSWG \left(1 + \frac{V_{SWG}}{PBSWG}\right)^{-MJSWG} \text{F/m}
\]

The \(C'_{DJ}\) is the junction capacitance per unit area of the drain bottom plane. The \(C'_{DJSW}\) and \(C'_{DJSWG}\) are the junction capacitance per unit length of the drain region at the sidewall by field-oxide side and the sidewall by the poly-gate side, respectively. The devices parameters used to calculate the capacitance of NMOS and PMOS devices in a 0.35-\(\mu\)m silicided CMOS process are listed in Table 1 [17].

<table>
<thead>
<tr>
<th></th>
<th>NMOS</th>
<th>PMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CGDO (F/m)</td>
<td>2.79e-10</td>
<td>2.31e-10</td>
</tr>
<tr>
<td>CJ (F/m^2)</td>
<td>1.01893e-3</td>
<td>1.46829e-3</td>
</tr>
<tr>
<td>CJSW (F/m)</td>
<td>3.057956e-10</td>
<td>4.173308e-10</td>
</tr>
<tr>
<td>CJSWG (F/m)</td>
<td>1.524314e-10</td>
<td>1.013197e-10</td>
</tr>
<tr>
<td>MJ</td>
<td>0.3075043</td>
<td>0.5464087</td>
</tr>
<tr>
<td>MJSW (F/m)</td>
<td>0.1929617</td>
<td>0.3948903</td>
</tr>
<tr>
<td>MJSWG (F/m)</td>
<td>0.1929617</td>
<td>0.3948903</td>
</tr>
<tr>
<td>PB (V)</td>
<td>0.6944474</td>
<td>0.9191281</td>
</tr>
<tr>
<td>PBSW (V)</td>
<td>0.6944404</td>
<td>0.9191281</td>
</tr>
<tr>
<td>PBSWG (V)</td>
<td>0.6944404</td>
<td>0.9191281</td>
</tr>
<tr>
<td>LDIF (m)</td>
<td>1.2e-7</td>
<td>1.2e-7</td>
</tr>
</tbody>
</table>

Substituting the above equations into equation (1) with the device parameters for \(Mn1\) and \(Mp1\), the total input capacitance \(C_{in}\) of the proposed analog ESD protection circuit can be expressed as

\[
C_{in} = C_{PAD} + k_n \cdot \left\{ G_n \cdot CGDO_n + G_n \cdot X_n \cdot CJ_n \right. \\
\times \left(1 + \frac{V_i}{PB_n}\right)^{-MJ_n} + G_n \cdot CJSWG_n \\
\times \left(1 + \frac{V_i}{PBSWG_n}\right)^{-MJSWG_n}\right. \\
\left. + 2 \cdot X_n \cdot CJSW_n \right\} + k_p \cdot \left\{ G_p \cdot CGDO_p + G_p \cdot X_p \cdot CJ_p \right. \\
\times \left(1 + \frac{V_{DD} - V_i}{PB_p}\right)^{-MJ_p} + G_p \cdot CJSWG_p \\
\times \left(1 + \frac{V_{DD} - V_i}{PBSWG_p}\right)^{-MJSWG_p}\right. \\
\left. + 2 \cdot X_p \cdot CJSW_p \right\}
\]

where

\(k_n(k_p)\) is the finger number of the poly gate in the finger-type \(Mn1\) (\(Mp1\)) layout;
\(G_n(G_p)\) is the finger length of the poly gate in the finger-type \(Mn1\) (\(Mp1\)) layout;
\(X_n(X_p)\) is the layout spacing between the drain contact and the poly gate, defined in equation (2), in the finger-type \(Mn1\) (\(Mp1\)) layout; and
\(V_i\) is the input voltage level on the pad.

When the layout spacings in \(Mn1\) and \(Mp1\) are modified, the total input capacitance of the proposed analog ESD protection circuit can be adjusted. Based on equation (10), the desired layout parameters to minimize the variation on the input capacitance within some input voltage range can be obtained.
4.2. Layout Design to Minimize Variation on Input Capacitance

If the partial differential equation of \( \frac{\partial C_{in}}{\partial V_i} \) is equal to zero, the input capacitance becomes independent to the input voltage level, and then the input capacitance can be kept as constant. Unfortunately, the layout parameters \((K_n, K_p, G_n, G_p, X_n, X_p)\) on the Mn1 and Mp1 devices with HSPICE parameters in the 0.35-\( \mu \)m silicided CMOS process can not keep this \( \frac{\partial C_{in}}{\partial V_i} \) term always zero, while the input signal has a voltage swing from 0 V to VDD (3 V).

In the analog applications, the analog input signal generally has a common reference voltage, indicated as \( V_{com} \) in this work. For the symmetrical analog input signals with a maximum amplitude of \( \Delta V \), the minimum \((V_{\text{min}})\) and maximum \((V_{\text{max}})\) voltage levels of the analog input signals can be written as

\[
V_{\text{min}} = V_{\text{com}} - \Delta V \tag{11}
\]

and

\[
V_{\text{max}} = V_{\text{com}} + \Delta V \tag{12}
\]

According to the mean value theorem [18], if the input capacitance at the voltage levels of \( V_{\text{min}} \) and \( V_{\text{max}} \) are kept the same, the condition of \( \frac{\partial C_{in}}{\partial V_i} = 0 \) is located within this analog voltage range. Therefore, the input capacitance has a minimized variation within the analog input voltage range between \( V_{\text{min}} \) and \( V_{\text{max}} \). Substituting the \( V_{\text{min}} \) and \( V_{\text{max}} \) into equation (10), the condition of \( C_{in}(V_{\text{max}}) = C_{in}(V_{\text{min}}) \) to minimize the variation on the total input capacitance can be obtained as

\[
k_n \cdot (\alpha \cdot G_n \cdot X_n + \beta \cdot G_n + 2 \cdot \gamma \cdot X_n) = k_p \cdot (\eta \cdot G_p \cdot X_p + \theta \cdot G_p + 2 \cdot \kappa \cdot X_p) \tag{13}
\]

where

\[
\alpha = CJ_n \left[ \left(1 + \frac{V_{\text{min}}}{PB_n}\right)^{-MJ_n} - \left(1 + \frac{V_{\text{max}}}{PB_n}\right)^{-MJ_n} \right] \tag{14}
\]

\[
\beta = C JSWG_n \left[ \left(1 + \frac{V_{\text{min}}}{PBSWG_n}\right)^{-MJSWG_n} - \left(1 + \frac{V_{\text{max}}}{PBSWG_n}\right)^{-MJSWG_n} \right] \tag{15}
\]

\[
\gamma = CJSW_n \left[ \left(1 + \frac{V_{\text{min}}}{PBSW_n}\right)^{-MJSW_n} - \left(1 + \frac{V_{\text{max}}}{PBSW_n}\right)^{-MJSW_n} \right] \tag{16}
\]

\[
\eta = CJ_p \left[ \left(1 + \frac{V_{DD} - V_{\text{max}}}{PB_p}\right)^{-MJ_p} - \left(1 + \frac{V_{DD} - V_{\text{min}}}{PB_p}\right)^{-MJ_p} \right] \tag{17}
\]

\[
\theta = CJSWG_p \left[ \left(1 + \frac{V_{DD} - V_{\text{max}}}{PBSWG_p}\right)^{-MJSWG_p} - \left(1 + \frac{V_{DD} - V_{\text{min}}}{PBSWG_p}\right)^{-MJSWG_p} \right] \tag{18}
\]

\[
\kappa = CJSW_p \left[ \left(1 + \frac{V_{DD} - V_{\text{max}}}{PBSW_p}\right)^{-MJSW_p} - \left(1 + \frac{V_{DD} - V_{\text{min}}}{PBSW_p}\right)^{-MJSW_p} \right] \tag{19}
\]

By applying the device parameters of the 0.35-\( \mu \)m silicided CMOS process into equations (13)–(19), the condition to keep the input capacitance with a minimum variation at the voltage levels of \( V_{DD} = 3 \) V, \( V_{\text{com}} = 1.5 \) V, and \( \Delta V = 0.5 \) V can be found as

\[
k_n \cdot \{1.029515 \times 10^{-4} \cdot G_n \cdot X_n + 1.098674 \\
\quad \times 10^{-11} \cdot G_n + 2.204072 \times 10^{-11} \cdot X_n\} = k_p \cdot \{2.011205 \times 10^{-4} \cdot G_p \cdot X_p + 1.156346 \\
\quad \times 10^{-11} \cdot G_p + 4.762930 \times 10^{-11} \cdot X_p\} \tag{20}
\]

Therefore, if the layout parameters \((K_n, K_p, G_n, G_p, X_n, X_p)\) on the finger-type Mn1 and Mp1 devices are correctly chosen to meet this condition of equation (20), the input capacitance of the proposed analog ESD protection circuit can have a minimum variation within the desired analog voltage range. This implies that the variation on the input capacitance of the proposed analog ESD protection circuit can be minimized by only choosing the suitable device dimensions and layout spacings in the finger-type Mn1 and Mp1 devices. This is quite useful to design the proposed analog ESD protection circuit with an almost-constant input capacitance for specified analog applications in a given CMOS process.

4.3. Design Examples

If \( k_p = k_n = 2 \) and \( G_p = G_n = 25 \ \mu \text{m} \) are chosen with the voltage levels of \( V_{DD} = 3 \) V, \( V_{\text{com}} = 1.5 \) V, and \( \Delta V = 0.5 \) V, the relation between the layout spacings
Fig. 13. (a) The relation between the layout parameters \( X_n \) and \( X_p \) to meet the condition in equation (20) with the analog common reference voltage biased at 1.5 V. (b) The relation between the total input capacitance and the input voltage level under different layout parameters \( X_n \) and \( X_p \). (c) The relation between the variation percentage on the input capacitance and the input voltage level under different layout parameters \( X_n \) and \( X_p \). (d) The relation between the calculated \( \partial C_{in}/\partial V_i \) value and the input voltage level under different layout parameters \( X_n \) and \( X_p \).

of \( X_n \) and \( X_p \) to meet the condition of equation (20) is calculated in Fig. 13(a), where the \( X_n \) is found to be linearly dependent on the \( X_p \). Based on this condition with the specified layout parameters, the relation between the total input capacitance and the input voltage level is calculated from equation (10) and shown in Fig. 13(b). The simulation results from HSPICE on the total input capacitance of the proposed analog ESD protection circuit are also included in Fig. 13(b) to verify the accuracy of the derived model equations. The model calculated results well agree to the HSPICE simulated results in Fig. 13(b) under many sets of different layout parameters, where each set of different layout parameters meets the condition of equation (20). This has verified the accuracy of the derived model equations in this work. As shown in Fig. 13(b), if the layout parameters \( X_n \) and \( X_p \) are chosen with smaller values, the proposed analog ESD protection circuit also has
a smaller input capacitance. Besides, the analog ESD protection circuit has the smallest input capacitance, when the input voltage level is biased at the analog common reference voltage $V_{\text{com}}$. The percentage of variation on the input capacitance in Fig. 13(b) with respect to the smallest input capacitance at $V_{\text{com}} = 1.5$ V under many sets of different layout parameters are calculated and drawn as a function of input voltage in Fig. 13(c). If the layout parameters $X_n$ and $X_p$ are chosen with smaller values, the analog ESD protection circuit also has a smaller variation percentage on the input capacitance. Based on such layout parameters found by equation (20), the relation between the partial differential value of $\partial C_i / \partial V_i$ and the input voltage is shown in Fig. 13(d). The $\partial C_i / \partial V_i$ has a value of zero when the input voltage level just biased at the $V_{\text{com}}$ of 1.5 V. Within the desired analog voltage range of 1–2 V, the variation percentage of the input capacitance is found within 1% in the work region shown in Fig. 13(c). With such a small 1% variation on the
input capacitance, this proposed analog ESD protection circuit is very suitable for high-precision analog applications.

In Fig. 13(a)–13(d), the input capacitance is calculated with the analog common reference voltage ($V_{com}$) chosen at 1.5 V, which is equal to the half of 3-V VDD. If the analog input signals have different common reference voltages, the input capacitance with minimum variation within the desired input voltage range can be found by the above equations. For example, if the voltage levels of $V_{DD} = 3\, \text{V}$, $V_{com} = 1.0\, \text{V}$, and $\Delta V = 0.5\, \text{V}$ are chosen with $k_p = k_n = 2$ and $G_p = G_n = 25\, \mu\text{m}$, the relation between $X_n$ and $X_p$ to sustain the condition of equation (13) becomes $X_n = 1.01604 \cdot X_p - 0.04261968$. Based on this condition, the relation between the input capacitance and the input voltage level is calculated and shown in Fig. 14(a), and the variation percentage on the input capacitance is shown in Fig. 14(b) under different layout parameters. Because the analog common reference voltage ($V_{com}$) is chosen

![Model Calculation](image-url)

(a)

![Model Calculation](image-url)

(b)

**Fig. 14.** The relations between (a) the total input capacitance, and (b) the variation percentage on the input capacitance, of the proposed analog ESD protection circuit and the input voltage level under different layout parameters $X_n$ and $X_p$, which meet the condition in equation (13) with an analog common reference voltage biased at 1.0 V.
at 1.0 V in Fig. 14, the input capacitance has the smallest capacitance when the input voltage level is biased at 1 V. Within the desired analog voltage range (work region) of 0.5–1.5 V, the variation percentage of the input capacitance is also within 1% in this work region.

On the contrary, if the analog common reference voltage ($V_{com}$) is chosen at 2.0 V for analog applications with a higher input voltage level, the relation between $X_n$ and $X_p$ to sustain the condition of equation (13) becomes $X_n = 3.75596 \cdot X_p + 0.09672$ with the design condition of $V_{DD} = 3$ V, $\Delta V = 0.5$ V, $k_p = k_n = 2$, and $G_p = G_n = 25$ $\mu$m. Based on this condition, the relation between the input capacitance and the input voltage level is calculated and shown in Fig. 15(a), and the

---

**Fig. 15.** The relations between (a) the total input capacitance, and (b) the variation percentage on the input capacitance, of the proposed analog ESD protection circuit and the input voltage level under different layout parameters $X_n$ and $X_p$, which meet the condition in equation (13) with an analog common reference voltage biased at 2.0 V.
variation percentage on the input capacitance is shown in Fig. 15(b) under different layout parameters. Because the analog common reference voltage \( V_{\text{com}} \) is chosen at 2.0 V in Fig. 15, the input capacitance has the smallest capacitance when the input voltage level is biased at 2 V. Within the desired analog voltage range (work region) of 1.5–2.5 V, the variation percentage of the input capacitance is also within 1% in this work region. This has shown the flexibility of the derived model to find the suitable layout parameters to minimize the voltage-dependent variation on the input capacitance of the proposed analog ESD protection circuit.

5. Experimental Results

The proposed analog ESD protection circuit has been practically fabricated in a 0.35-\( \mu \text{m} \) silicided CMOS process with an operational amplifier as its input circuit. In the test chip, both the inverting and non-inverting input pins are protected by the proposed analog ESD protection circuit. The silicide-blocking mask is also used on the device Mn1, Mp1, and Mn3 to improve their ESD robustness, but without using the extra ESD-implantation process modification.

5.1. ESD Test Results

The fabricated analog ESD protection circuits are zapped by the ZapMaster ESD tester produced by Keytek Instrument corp. in both the HBM (human-body model) and MM (machine model) ESD stresses. The ESD test results of the maximum sustain voltage are summarized in Table 2, which includes the analog pin-to-pin ESD stress. The failure criterion is defined as the leakage current at the pad exceeds 1 \( \mu \text{A} \) under 5-V voltage bias after any ESD zapping. As shown in Table 2, the proposed analog ESD protection circuit can successfully provide the analog pins with an HBM (MM) ESD level of above 6000 V (400 V) in all ESD-stress conditions but without adding any series resistor between the pad and the internal circuits. This verifies the effectiveness of the proposed analog ESD protection circuit, especially in the analog pin-to-pin ESD stress.

The conventional ESD protection design in Fig. 2 with a ggNMOS of \( W/L = 480/0.5 (\mu \text{m}/\mu \text{m}) \) for analog input pin is also fabricated in the same testchip as a reference. The HBM PS-mode ESD level of the design in Fig. 2 is \( \sim 3 \text{kV} \), but its analog pin-to-pin HBM ESD level is below 500 V. The pin-to-pin ESD damage location is founded on the poly gate of the first input stage in the operational amplifier circuit. So, the conventional ESD protection design cannot protect the thinner gate oxide of the differential input stage in deep-submicron CMOS technologies during the pin-to-pin ESD stress.

5.2. Turn-on Verification

To verify the turn-on efficiency of the proposed analog ESD protection circuit during the pin-to-pin ESD stress, a square-type voltage pulse generated from a pulse generator (hp 8118A) is applied to the inverting pin of an operational amplifier, whereas the non-inverting pin of the operational amplifier is relatively grounded and both the VDDA and VSSA pins are floating. The experimental setup to verify the turn-on efficiency in the positive and negative pin-to-pin ESD-stress conditions are shown in Fig. 16(a) and 16(b), respectively.

The measured voltage waveforms in the positive pin-to-pin ESD-stress condition are shown in Fig. 17(a) and 17(b). The voltage waveform in Fig. 17(a) is the original voltage pulse generated from the hp 8118A pulse generator with a pulse height of 8 V and a pulse width of 200 ns. The 8-V voltage pulse has a rise time around \( \sim 10 \text{ns} \), which is similar to the rise time (5–15 ns) of an HBM ESD pulse. The drain breakdown voltage of the NMOS Mn1 in the 0.35-\( \mu \text{m} \) silicide CMOS process without extra ESD-implantation process modification is about 8.5 V. Therefore, the voltage pulse with a pulse height of 8 V does not cause the drain breakdown in Mn1 in the analog ESD protection circuit. By applying such a voltage pulse to the analog pin, the turn-on efficiency of the proposed analog ESD protection circuit can be practically verified. While

<table>
<thead>
<tr>
<th>Pin Combination in ESD Test</th>
<th>PS-Mode</th>
<th>NS-Mode</th>
<th>PD-Mode</th>
<th>ND-Mode</th>
<th>Pin-to-Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBM (V)</td>
<td>6000</td>
<td>–8000</td>
<td>7000</td>
<td>–7000</td>
<td>6000</td>
</tr>
<tr>
<td>MM (V)</td>
<td>400</td>
<td>–400</td>
<td>400</td>
<td>–400</td>
<td>400</td>
</tr>
</tbody>
</table>
Fig. 16. The experimental setup to verify the turn-on efficiency of the proposed analog ESD protection circuit during (a) the positive, and (b) the negative, pin-to-pin ESD-stress conditions.

This positive voltage pulse is applied to the analog pin as shown in Fig. 16(a), it is clamped by the proposed analog ESD protection circuit and the degraded voltage waveform is shown in Fig. 17(b). The voltage waveforms in the negative pin-to-pin ESD-stress condition are also measured and shown in Fig. 18(a) and 18(b). The voltage waveform in Fig. 18(a) is the original negative voltage pulse generated from the pulse generator with a pulse height of $-8\,\text{V}$ and a pulse width of 200 ns. While this negative voltage pulse is applied to the analog pin as shown in Fig. 16(b), it is clamped by the analog ESD protection circuit to a voltage level of only $-5\,\text{V}$, where the degraded voltage waveform is shown in Fig. 18(b). From Fig. 17(b) and Fig. 18(b),
Fig. 17. (a) The measured voltage waveform of the original 8-V voltage pulse generated from a pulse generator, (b) the degraded voltage waveform when the 8-V voltage pulse is applied to the analog inverting input pin in the pin-to-pin stress condition as shown in Fig. 16(a).

The turn-on efficiency of the proposed analog ESD protection circuit during the PS-mode and ND-mode ESD stresses are also verified. The experiment setup are shown in Fig. 19(a) and 19(b) for the PS-mode and ND-mode ESD stresses, respectively. While the positive voltage pulse with a voltage level of 8 V, as that shown in Fig. 17(a), is applied to the analog input pin in the PS-mode ESD-stress condition, the positive voltage pulse is clamped by the analog ESD protection circuit and the degraded voltage waveform on the pad is measured in Fig. 20(a). While the negative voltage pulse, as that shown in Fig. 18(a), is applied to the analog input pin in the ND-mode ESD-stress condition, the negative (−8 V) voltage pulse is clamped by the analog ESD protection circuit and the degraded voltage waveform on the pad is measured in Fig. 20(b). This has practically verified the turn-on efficiency of the proposed analog ESD protection circuit.

From above experimental verification, the positive or negative voltage pulses are really clamped by the proposed analog ESD protection circuit through
Fig. 19. The experimental setup to verify the turn-on efficiency of the proposed analog ESD protection circuit during (a) the PS-mode ESD stress, and (b) the ND-mode ESD stress.

the VDDA-to-VSSA ESD clamp device Mn3. The Mn1 and Mp1 in the input ESD protection circuit are operated in the junction diode forward-based condition, rather than the drain breakdown condition, therefore the proposed analog ESD protection circuit can sustain a much high ESD level even if the Mn1 and Mp1 have quite smaller device dimensions. So, the thinner gate oxide of the differential input stage can be safely protected by this proposed analog ESD protection circuit without adding the series resistance between the pad and the internal circuits. With quite smaller device dimensions in Mn1 and Mp1, the total input junction capacitance connected to the pad can be practically reduced for high-frequency applications.
6. Conclusion

An analog ESD protection circuit with a very low and almost constant input capacitance, high ESD level, but no series resistance, has been successfully designed and verified in a 0.35-µm silicided CMOS process. The ESD test results and turn-on verification have shown that the proposed analog ESD protection circuit can effectively protect the analog circuits, especially the differential input stage under the pin-to-pin ESD-stress condition. A design model to optimize the layout dimensions and spacings in the input ESD clamp devices has been also developed to keep the input capacitance almost constant. With suitable layout parameters on the input ESD clamp devices, the variation of total input capacitance of the proposed analog ESD protection circuit can be kept below 1% while the analog signal has a voltage swing of 1 V. With a very small and almost constant input capacitance, this proposed analog ESD protection circuit is very suitable to protect the analog input or output pins against ESD stress for current-mode, high-frequency, or high-resolution circuit applications.

Acknowledgments

This work was supported by the National Science Council, Taiwan, under Contract of 89-2215-E-009-103, and also partially supported by the Design Service Division, Taiwan Semiconductor Manufacturing Company, under Contract of C87084.

References


17. TSMC 0.35 μm Logic Silicide (SPQM, 3.3 V) SPICE Models, TSMC Doc. No. TA-1095-6002, Ver. 2.2, 1998.


Ming-Dou Ker was born in Taiwan in 1963. He received the B.S. degree from the Department of Electronics Engineering, and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, in 1986, 1988, and 1993, respectively.

In 1994, he joined the VLSI Design Division of Computer & Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, as a circuit design engineer. In 1998, he had been a Department Manager in CCL/ITRI. Since 1994, he was also as a research advisor in the Integrated Circuits & Systems Laboratory of National Chiao-Tung University. In 2000, he became an assistant professor in the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan.

In the field of ESD/Latchup in CMOS technology, he has published over 115 technical papers in the International Journals and Conferences. Still now, he has also held 37 USA patents on the on-chip ESD protection design. He had been invited to teach or consult ESD protection design by more than 100 IC design houses or semiconductor companies in the Science-Based Industrial Park, Hsinchu, Taiwan, and in the Silicon Valley, San Jose, California, USA.

Dr. Ker had been a Senior Member of IEEE and the Member of Technical Program Committee in some International Conferences and the EOS/ESD Symposium.

Chung-Yu Wu was born in 1950. He received his M.S. and Ph.D degrees from the Department of Electronics Engineering, National Chiao-Tung University, Taiwan, in 1976 and 1980, respectively.

From 1980 to 1984, he was an associate professor in the National Chiao-Tung University. During 1984–1986, he was a visiting associate professor in the Department of Electrical Engineering, Portland State University, Oregon. Since 1987, he has been a professor in the National Chiao-Tung University. He was a recipient of the IEEE Third Millennium Medal, the Outstanding Academic Award by the Ministry of Education in 1999, the distinguished researcher in 1999 and the Outstanding Research Award in 1989–1990, 1995–1996, and 1997–1998, by the National Science Council, the outstanding engineering professor by the Chinese Engineer Association in 1996, and the Tung-Yuan Science and Technology Award in 1997. From 1991 to 1995, he was rotated to serve as director of the Division of Engineering and Applied Science in the National Science Council. Currently, he is the centennial honorary chair professor at the National Chiao-Tung University. He has published more than 200 technical papers in international journals and conferences. He also has 18 patents including nine US patents. Since 1980, he has served as a consultant to high-tech industry and research organization. He has built up strong research collaborations with high-tech industries. His research interests focus on low-voltage low-power mixed-mode circuits and systems for multimedia applications, hardware implementation of visual and auditory neural systems, and RF communication circuits and systems.

Tung-Yang Chen was born in Taiwan, 1967. He received the B.S. degree from the Department of Physics, National Chung-Hsing University, Taichung, Taiwan, in 1991.

He was on active duty at the Information Center of C.C.K., Taichung, Airforce of R.O.C. from 1991 to 1993. His works involved system analysis, system design, program coding, and maintenance of computer system.

In 1995, he entered the Institute of Electronics, National Chiao-Tung University, and he received the master degree in 1997. In 2002, he received the Ph.D. degree from the Institute of Electronics, National Chiao-Tung University, Taiwan. His research interests include the ESD physics, semiconductor devices, and ESD protection design in deep-submicron CMOS technologies.
Dr. Wu served on the Technical Program Committees of IEEE ISCAS, ICECS, APCCAS. He served as the VLSI Track Co-Chair of the Technical Program Committee of ISCAS’99. He served as a guest editor of the Multimedia Special Issue for *IEEE Transactions on Circuits and Systems* for video technology in August–October, 1997. He also served as an associate editor for the *IEEE Transactions on VLSI Systems* and *IEEE Transactions on Circuits and Systems-Part II*. He served as general chair of IEEE APCCAS’92. He also served as the chairs of Neural Systems and Applications Technical Committee and Multimedia Systems and Applications Technical Committee of the IEEE CAS Society. He was one of the society representatives in the Steering Committee of *IEEE Transactions on Multimedia*. Currently, he serves as the associate editors of the *IEEE Transactions on VLSI Systems* and *IEEE Transactions on Multimedia*. He is the distinguished lecturer of the CAS Society and one of the society representatives in the Neural Network Council. He is a member of Eta Kappa Nu and Phi Tau Phi Honorary Scholastic Societies, and is a fellow of IEEE.