A Gigahertz Low-Noise Amplifier with ESD Protection in Nanoscale CMOS Technology

Chun-Yu Lin\textsuperscript{1}, Rong-Kun Chang\textsuperscript{2}, and Ming-Dou Ker\textsuperscript{2}

\textsuperscript{1}Department of Electrical Engineering, National Taiwan Normal University, Taipei, Taiwan. E-mail: cy.lin@ieee.org
\textsuperscript{2}Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan. E-mail: mdker@ieee.org

\section*{ABSTRACT}
To provide the effective electrostatic discharge (ESD) protection for a gigahertz low-noise amplifier (LNA) with less radio-frequency (RF) performance degradation, a new ESD protection circuit is studied in this work. Such LNA with the proposed ESD protection has been successfully verified in silicon chip to achieve 4kV human-body-model (HBM) ESD robustness. With the better performances, the proposed ESD protection circuit is very suitable for gigahertz RF applications.

\section*{INTRODUCTION}
The ESD protection must be taken into consideration during the design phase of integrated circuits, including the RF circuits. However, adding ESD protection causes RF performance degradation with several undesired effects. The parasitic capacitance of ESD protection device is one of the most important design considerations for RF circuits. A typical specification for a gigahertz LNA on HBM ESD robustness and the maximum parasitic capacitance of ESD protection device are 2kV and 200\,fF, respectively \cite{1}. As the operating frequencies of RF circuits increase, the parasitic capacitance was more strictly limited. In order to fulfill such a tight specification, diodes have been commonly used for RF ESD protection. The conventional double-diode ESD protection design for LNA is shown in Fig. 1, where two ESD diodes (D\textsubscript{P} and D\textsubscript{N}) at RF input (RF\textsubscript{in}) pad are assisted with the power-rail ESD clamp circuit to prevent LNA from ESD damage.

\section*{PROPOSED ESD PROTECTION}
The proposed ESD protection is shown in Fig. 2, which consists of a silicon-controlled rectifier (SCR), an inductor, and a diode string \cite{2}. The Q\textsubscript{NP} is formed by the P+, N-well, and P-well, and the Q\textsubscript{NPN} is formed by the N-well, P-well, and N+. The ESD current path from RF\textsubscript{in} to ground consists of P+/N-well/P-well/N+ SCR. The diode string is used to enhance the turn-on efficiency of SCR. The ESD current path from ground to RF\textsubscript{in} consists of P-well/N-well diode and inductor.

\section*{VERIFICATION IN SILICON}
In order to verify the RF characteristics and ESD robustness, the LNA circuits with and without ESD protections are fabricated in the same chip. The RF performances of all LNA circuits before and after HBM ESD stresses are measured. The gains of three LNA circuits after various ESD stresses are shown in Fig. 3. The stand-alone LNA is severely degraded after 0.5kV HBM ESD stress. The LNA with conventional ESD protection can sustain 1.5kV HBM ESD stress. The LNA with proposed ESD protection can sustain 4kV HBM ESD stress.

\section*{CONCLUSION}
The proposed ESD protection has been developed in nanoscale CMOS process for RF applications. Measurement results verify the high-frequency performances and confirm the ESD protection ability of the proposed ESD protection design.

\section*{REFERENCES}
\begin{thebibliography}{9}
\end{thebibliography}