New Transient Detection Circuit for System-Level ESD Protection

Cheng-Cheng Yen, Chi-Sheng Liao, and Ming-Dou Ker
Nanoelectronics and Gigascale Systems Laboratory
Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan

ABSTRACT

A new on-chip transient detection circuit for system-level electrostatic discharge (ESD) protection is proposed. By including this new proposed on-chip transient detection circuit, a hardware/firmware solution cooperated with power-on reset circuit can be co-designed to fix the system-level ESD issues. The circuit performance to detect different positive and negative ESD-induced fast electrical transients has been investigated by HSPICE simulator and verified in silicon chip. The experimental results in a 0.18-μm CMOS process have confirmed that the proposed on-chip transient detection circuit can detect fast electrical transients during system-level ESD zapping.

INTRODUCTION

System-level ESD issue is an increasingly significant reliability issue in CMOS IC products [1]. This tendency results from the strict requirements of reliability test standards, such as system-level ESD test for electromagnetic compatibility (EMC) regulation [2]. In the system-level ESD test standard of IEC 61000-4-2, the electrical/electronic product must sustain the ESD level of +8kV (+15kV) under contact-discharge (air-discharge) test mode to achieve the immunity requirement of “level 4.” Such high-energy ESD-induced noises often cause damage or malfunction of CMOS ICs inside the equipment under test (EUT). It has been found that some CMOS ICs are very susceptible to system-level ESD stress, even though they have passed the component-level ESD specifications such as human-body-model (HBM) of ±2kV, machine-model (MM) of ±200V, and charged-device-model (CDM) of ±1kV [3].

The inset figure in Figure 1 shows an EUT (keyboard) which is stressed by an ESD gun with charged voltage of +1kV zapping on the horizontal coupling plane (HCP). During the system-level ESD test, the power and ground lines of the microcontroller IC no longer maintain their normal voltage levels, but an underdamped sinusoidal voltage with the amplitude of several hundreds volts instead, as shown in Figure 1. Such a high-voltage-level fast transient causes the keyboard to be upset or frozen after the system-level ESD zapping.

In order to meet the system-level ESD specifications, two useful methods have been reported [4], [5]. One effective method is to add some discrete noise-decoupling components or board-level noise filters into the CMOS IC products to decouple, bypass, or absorb the electrical transient voltage (energy) under system-level ESD test, such as capacitor filters, ferrite bead, or, transient voltage suppressor (TVS) [4]. The other method to improve the system-level ESD immunity of CMOS ICs is to regularly check the system abnormal conditions by using an external hardware timer, such as a retriggergable monostable multivibrator [5]. However, the additional discrete noise-bypassing components increase the total cost of microelectronics system. Therefore, an integrated on-chip solution in standard CMOS processes without adding additional discrete noise-decoupling components on the printed circuit board is strongly requested by IC industry [6].

TRANSIENT DETECTION CIRCUIT

A. Circuit Structure

Figure 2 shows the proposed on-chip transient detection circuit. The RC-based circuit structure is designed to realize the transient detection function. The PMOS device (M_p1) is designed to help to memorize the logic state before and after system-level ESD stresses. The NMOS device (M_n1) is used to provide the initial reset function to set the initial voltage level on node V_A and the initial output voltage (V_OUT) level to 0V. In Figure 2, the node V_X is biased at V_DD during the normal power supply operation condition. Under the system-level ESD stress, the ESD voltage has fast rise time in the order of nanosecond (ns). The voltage level of V_X has much slower voltage response than the voltage level at V_DD because the RC circuit is designed to have a time constant in the order of microsecond (μs). Due to the longer delay of the voltage increase at the node V_X, the PMOS device (M_p1) can be turned on by the overshooting ESD voltage and conducts a voltage to node V_A. The turned-on M_p1 device can pull up the voltage level at node V_A. Therefore, the logic level stored in the node V_A is changed to detect the system-level ESD event. The output voltage of the proposed on-chip transient detection circuit is finally changed from 0V to 1.8V to memorize the occurrence of system-level ESD events.
B. Simulation

The simulation tool (HSPICE) is used to investigate the on-chip detection circuit performance under the system-level ESD test. In simulation, the underdamped sinusoidal waveforms are used to simulate fast electrical transients on the power lines of the proposed on-chip transient detection circuit under system-level ESD tests.

The simulated \( V_{DD} \), \( V_{SS} \), and \( V_{OUT} \) waveforms of the proposed on-chip transient detection circuit with a positive-going underdamped sinusoidal voltage on both \( V_{DD} \) and \( V_{SS} \) are shown in Figure 3. The positive-going underdamped sinusoidal voltage with amplitude of +4V is used to simulate the positive ESD stress under the system-level ESD test. Under ESD stress, \( V_{DD} (V_{SS}) \) begins to increase rapidly from 1.8V (0V). \( V_{OUT} \) is disturbed simultaneously during \( V_{DD} \) and \( V_{SS} \) disturbance. During this period, the proposed on-chip transient detection circuit can detect the occurrence of disturbance on \( V_{DD} \) and \( V_{SS} \). As a result, after \( V_{DD} \) finally returns to its normal voltage level of 1.8V, \( V_{OUT} \) will be changed from 0V to 1.8V.

The simulated \( V_{DD} \), \( V_{SS} \), and \( V_{OUT} \) waveforms of the proposed on-chip transient detection circuit with a negative-going underdamped sinusoidal voltage on both \( V_{DD} \) and \( V_{SS} \) are shown in Figure 4. The negative-going underdamped sinusoidal voltage with amplitude of -4V is used to simulate the negative ESD stress under the system-level ESD test. Under ESD stress, \( V_{DD} (V_{SS}) \) begins to increase rapidly from 1.8V (0V). \( V_{OUT} \) is disturbed simultaneously during \( V_{DD} \) and \( V_{SS} \) disturbance through the coupling paths. Finally, the output \( (V_{OUT}) \) of the transient detection circuit is changed from 0V to 1.8V.

By using HSPICE, the capability of the proposed transient detection circuit to sense fast electrical transients has been analyzed. From the simulations, the output voltage of the proposed transient detection circuit can be changed and kept at stable voltage level of 1.8V after system-level ESD events. The HSPICE simulation can be used to design the device sizes in the proposed on-chip transient detection circuit to detect fast electrical transients.

TRANSIENT-INDUCED LATCHUP (TLU) TEST

A. Measurement Setup

With the system-level ESD test, it can only judge whether the EUT passes the required criterion through its abnormal function (e.g. EUT shuts down). Nevertheless, it is hard to directly evaluate the system-level ESD immunity of a single IC inside the EUT. To solve this problem, a component-level TLU measurement setup with the following two advantages is used [8]. First, the transient-induced latchup (TLU) immunity of a single IC can be evaluated by the measured voltage and current waveforms through oscilloscope. Second, with the ability of generating an underdamped sinusoidal voltage, how an IC inside the EUT is disturbed by the ESD-generated noise under the system-level ESD test can be accurately simulated. Figure 5 depicts such a component-level TLU measurement setup. An electrostatic-discharge simulator is used as the TLU-triggering source, \( V_{Charge} \), to produce an underdamped sinusoidal voltage stimulus. Through applying a positive (negative) charged voltage \( (V_{Charge}) \), the intended positive-going (negative-going) underdamped sinusoidal voltage can be generated as the voltages generated from ESD gun under the system-level ESD test.

In the measurement setup shown in Figure 5, a charging capacitance of 200pF is used to store charges offered by the TLU-triggering source, \( V_{Charge} \), and then these stored charges are discharged to the device under test (DUT) through the relay. The intended underdamped sinusoidal voltage can be produced to simulate the transient voltage on the power pins of CMOS ICs under the system-level ESD test, no matter which polarity (positive or negative) the ESD voltage is. Moreover, a small current-limiting resistance (5Ω) is recommended to protect the DUT from electrical-over-stress (EOS) damage during a high-current (low-impedance) latchup state.
B. Measurement Results

The proposed on-chip transient detection circuit has been fabricated in a 0.18-μm CMOS process. With the TLU measurement setup in Figure 5, the V\textsubscript{DD} and V\textsubscript{OUT} transient responses can be recorded by the oscilloscope.

Figs. 6 and 7 show the measured V\textsubscript{DD} and V\textsubscript{OUT} transient responses of the proposed on-chip transient detection circuit under the stress with V\textsubscript{Charge} of +8V and -1V, respectively. As shown in Figure 6, under the stress with V\textsubscript{Charge} of +8V, V\textsubscript{DD} begins to increase rapidly from 1.8V. V\textsubscript{OUT} is disturbed simultaneously with positive underdamped sinusoidal voltage on V\textsubscript{DD} power line. After the TLU test with an initial V\textsubscript{Charge} of +8V, the output (V\textsubscript{OUT}) of the transient detection circuit is changed from 0V to 1.8V. As shown in Figure 7, under the stress with V\textsubscript{Charge} of -1V, V\textsubscript{DD} begins to decrease rapidly from 1.8V. V\textsubscript{OUT} is disturbed simultaneously with negative underdamped sinusoidal voltage on V\textsubscript{DD} power line. After the TLU test with an initial V\textsubscript{Charge} of -1V, the output voltage (V\textsubscript{OUT}) of the proposed on-chip transient detection circuit is significantly increased from 0V to a stable voltage of 1.8V.

From the TLU test results, the proposed on-chip transient detection circuit can successfully detect fast electrical transients on V\textsubscript{DD} power line. With positive and negative underdamped sinusoidal voltages on V\textsubscript{DD} power line, the output voltages (V\textsubscript{OUT}) of the proposed on-chip transient detection circuit are changed from 0V to a stable voltage of 1.8V.

SYSTEM-LEVEL ESD TEST

A. Measurement Setup

In the test standard of IEC 61000-4-2 [2], two test modes have been specified: air-discharge test mode and contact-discharge test mode. Figure 8 shows the measurement setup of the system-level ESD test with indirect contact-discharge test mode, which consists of a wooden table on the ground reference plane (GRP). In addition, an isolation plane is used to isolate the EUT from horizontal coupling plane (HCP). The HCP are connected to the GRP with two 470kΩ resistors in series.

By using the digital oscilloscope, the transient responses on power lines of CMOS IC products can be recorded and analyzed. Before each ESD zapping, the initial output voltage (V\textsubscript{OUT}) of the proposed transient detection circuit is measured to make sure the correct output voltage of 0V. After each ESD zapping, the V\textsubscript{OUT} voltage is measured to check the final voltage level in order to verify the detection function. Thus, the circuit performance of the proposed transient detection circuit can be evaluated with this measurement setup.
B. Measurement Results

The system-level ESD test with indirect contact-discharge test mode is used to experimentally verify the proposed transient detection circuit. With both positive and negative fast electrical transients, the \( V_{\text{DD}} \) transient response can be recorded by the oscilloscope. This can clearly indicate whether the detection circuit works correctly during the system-level test. With the system-level ESD tests, the measured waveforms can be compared with the simulated waveforms.

The measured \( V_{\text{DD}} \) and \( V_{\text{OUT}} \) waveforms of the proposed on-chip transient detection circuit with ESD voltage of +0.2kV zapping on the HCP under system-level ESD test are shown in Figure 9. \( V_{\text{DD}} \) begins to increase rapidly from the normal voltage (+1.8V). Meanwhile, \( V_{\text{OUT}} \) begins to greatly increase due to such a high-energy ESD stress. During the period with disturbance on \( V_{\text{DD}} \), \( V_{\text{OUT}} \) is disturbed simultaneously. Finally, the output voltage \( (V_{\text{OUT}}) \) of the transient detection circuit is changed from 0V to 1.8V. As a result, the proposed on-chip transient detection circuit can memorize the occurrence of the system-level ESD stress. The experimental result in Figure 9 is consistent with the HSPICE simulation results in Figure 3.

The measured \( V_{\text{DD}} \) and \( V_{\text{OUT}} \) transient waveforms of the proposed transient detection circuit with ESD voltage of -0.2kV zapping on the HCP under system-level ESD test are shown in Figure 10. During \( V_{\text{DD}} \) disturbance, \( V_{\text{OUT}} \) is disturbed simultaneously. Obviously, \( V_{\text{OUT}} \) is finally pulled up to 1.8V after the system-level ESD test. The experimental result in Figure 10 is consistent with the HSPICE simulation results in Figure 4.

The detection capability of the proposed on-chip transient detection circuit under the system-level ESD test has been proven by both the experimental results in silicon chip and the HSPICE simulation. From the experimental results, the proposed on-chip transient detection circuit can indeed detect and memorize the occurrence of system-level ESD stress. For microelectronic products, the detection results from the proposed on-chip transient detection circuit can be combined with the firmware design and power-on reset circuit to provide an effective solution to solve the system-level ESD issue in CMOS IC products.

CONCLUSION

A new on-chip transient detection circuit for system-level ESD protection has been proposed and implemented in a 0.18-μm CMOS process. The detection capability under different positive and negative fast electrical transients has been also investigated by HSPICE. The experimental results have verified that the proposed on-chip transient detection circuit can detect fast electrical transients due to system-level ESD zapping. The proposed on-chip transient detection circuit can be combined with the firmware design and power-on reset circuit to provide an effective solution to solve the system-level ESD issue in CMOS IC products.

REFERENCES